Digital VLSI Design with Verilog

InhaltsangabeIntroduction.- Verilog vectors.- Logical (Boolean) Operators.- Bitwise Operators: Vectors and Reduction.- VCD File Dump.- SDF File Dump.- More Language Constructs.- Procedural Control.- Net Types, Simulation, & Scan.- PLLs and the Ser Des Project.- Date Storage and Verilog Arrays.- Counter Types and Structures.- Contention and Operator Precedence.- Digital Basics:  Three-State Buffer and Decoder.- Back to the PLL and the Ser Des.- State Machine and FIFO Design.- Rise-Fall Delays and Event Scheduling.- Built-in Gates and Net Types.- Procedural Control and Concurrency.- Hierarchical Names and generate Blocks.- Serial-Parallel Conversion.- UDPs, Timing Triplets, and Switch-level Models.- Parameter Types and Module Connection.- Hierarchical Names and Design Partitions.- Verilog Configurations.- Timing Arcs and specify Delays.- Timing Checks and Pulse Controls.- The Sequential Deserializer.- PLL Redesign.- The Concurrent Deserializer.- The Serializer and the SerDes.- Design For Test(DFT).- DFT for a Full-Duplex SerDes.- SDF Back-Annotation.- Wrap-up:  TheVerilog Language.- Deep-Submicron Problems and Verification.- System Verilog.- Verilog-AMS.

After spending some years at sea in the U. S. Navy, John Michael Williams returned to school for degrees at Columbia University, the University of Chicago and Southern Illinois University, eventually studying human vision in postdoctoral study at the University of Michigan. He moved to California in 1982 and spent significant work time as an applications engineer at Daisy Systems and then at Compass Design Automation. After attending various physics-related classes at Stanford, he began teaching at Silicon Valley Technical Institute, where he wrote the first edition of "Digital VLSI Design with Verilog" and many other course workbooks which now are posted at Scribd. He moved to Oregon a few years ago, where he remains mostly retired.